Abstract. The magnitude of fractional current variation in ultra-small (30 nm channel length) MOSFETs due to single charge trapping-detrapping events at any position within the gate dielectric is studied using numerical simulation. These random telegraph signals in the drain current indicate the amplitude of low frequency MOSFET noise. Simulations are performed for realistic devices with poly-silicon gates subject to poly-silicon depletion, and for both SiO 2 and HfO 2 as dielectric materials.
Introduction
Low frequency (LF) noise in MOSFETs has been a topic of interest to both academia and industry in recent years. It has long been predicted as a major concern for analogue circuit performance [1] and DRAM operation [2] , and will eventually impact critically upon the reliability of digital logic especially as devices continue to scale towards smaller dimensions. Random Telegraph Signals (RTS) caused by the capture and emission of carriers in traps at the Si/SiO 2 interface have been posited as a major component of low frequency noise in semiconductor devices and 1/ f noise can be described as a superposition of the resultant Lorentzian power spectra. Amplitude fluctuations larger than 60% have already been observed in decanano MOSFETs at room temperature [3] , adding impetus to the desire for predictive simulation of RTS magnitudes. Progress has been made in calculating worst case RTS amplitudes in scaled MOSFETs with SiO 2 gate dielectrics [4] and metal gates. In this paper we extend this previous work to consider more realistic trap locations than simply the worst case scenarios, the effect of polysilicon gate contacts which include polysilicon depletion, and finally the high-κ dielectrics predicted for introduction after 2007 at the 65 nm technology node [5] .
Simulation of RTS Amplitudes
The change in the drain current associated with trapping events in defect states is investigated using 3D numerical simulation [4] . We have shown previously [6] that a trapped charge at the Si/SiO 2 interface results in a reduction in the nominal drain current due to the electrostatic influence of the trapped electron. Results showing the fractional change in drain current for a series of devices of equal channel length and device width down to 30 × 30 nm are shown in Fig. 1 .
This reduction in current is usually referred to as the RTS amplitude. Its magnitude is largest in the subthreshold region and is significantly reduced after the onset of strong inversion as the electrostatic influence of the trapped charge is subject to greatly increased screening due to mobile charge in the inversion layer. Figure 2 presents the dependence of the RTS amplitude on the location of the trapped charge within the channel of a 30×30 nm MOSFET. At low drain voltage the RTS amplitude reaches its peak at the centre of the channel where the charge has a strong localised effect on the height of the source-to-drain barrier (illustrated in Fig. 3 ).
When the trapped charge is placed in the vicinity of the source and drain it has virtually no effect on the drain current due to the large concentration of mobile carriers present in the highly doped source/drain regions. A trap at the midpoint of channel lengthwise, but offset across its width still gives a lessened RTS amplitude, as the influence of the potential barrier 'spike' is shifted to one side of the device, permitting significant current to flow on the other side. each lower curve 25% of the oxide thickness further towards the metal gate. The device simulated in Fig. 4 has oxide thickness t ox = 3 nm, while the results in Fig. 5 are for a device with t ox = 1 nm. The trends follow the same principles described above. As the location of the trapped charge moves towards the gate the electrostatic effect on the channel potential is reduced and the RTS amplitude is lower. The thinner oxide of Fig. 5 has the effect of reducing the magnitudes of the RTS amplitudes. The closer proximity of the gate to the channel can more efficiently screen the effect of the trapped charge, smoothing the electrostatic potential within the channel. With the lower poly-silicon doping the depletion layer at the gate/oxide interface is wider, thus reducing the screening from the mobile electrons in the gate. This leads to higher RTS amplitudes (in addition to an increased threshold voltage which shifts the lowly doped poly-silicon graph to the right in Figs. 6 and 7) .
Realistic RTS Amplitudes

Poly-Silicon Gates and High-κ Dielectrics
The simulations for Fig. 7 were repeated for a device with high-κ dielectric (HfO 2 ) with the same equivalent oxide thickness as the device considered in Fig. 6 . The relative permittivity ε HfO 2 = 22 and the oxide thickness t ox = 5.64 nm. For a trap at the Si/HfO 2 interface (the curves with the highest amplitudes in each case) the results are almost equivalent in the device with SiO 2 gate insulator. However, as the position of the trap gets closer to the gate the reduction in amplitude is more pronounced in the high-κ case (the spread of relative RTS amplitudes is increased by approximately 15 and 25% for the low and high doped polysilicon respectively) a result unexpected from simple 1D electrostatics, and which follows from the capacitive coupling of the trap to the screening source and drain junctions Lee increasing for a high-κ device with unchanged physical channel length.
Finally, Fig. 8 presents the RTS dependence on trap position in a 30 × 30 nm MOSFET with high-κ dielectric and poly doping 2×10 20 cm −3 . Plots corresponding to traps at different levels in the oxide are shown for one quarter of the channel.
Conclusions
3D numerical simulations have been performed to calculate RTS amplitudes due to charge caught in traps within the oxide of decananometre MOSFETs. The position of the trap underneath the gate in all three dimensions has been investigated and shown to significantly affect the RTS amplitudes. We have also shown that the use of a poly-silicon gate results in higher RTS amplitudes associated with the reduced screening that results from the poly depletion layer. Similar results are also observed when the SiO 2 in the simulations is replaced with a high-κ dielectric.
